

**FIG. 1**




FIG. 2





FIG. 3



4/12

FIG. 4 A

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	H
Dn+1	H	OK	H	

FIG. 4 B

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	L
Dn+1	H	DISCONNECTION	L	

FIG. 4 C

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	DISCONNECTION	L	L
Dn+1	H	OK	H	

FIG. 4 D

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	DISCONNECTION	L	L
Dn+1	H	DISCONNECTION	L	

[illegible]

6/12

FIG. 6 A

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	H
Dn+1	L	OK	L	

FIG. 6 B

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	L
Dn+1	L	DISCONNECTION	H	

FIG. 6 C

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	DISCONNECTION	H	L
Dn+1	L	OK	L	

FIG. 6 D

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	DISCONNECTION	H	L
Dn+1	L	DISCONNECTION	H	

FIG. 7




FIG. 8 A

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	H
Dn+1	L	OK	L	

FIG. 8 G

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	H
Dn+1	H	OK	H	

FIG. 8 B

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	SHORT-CIRCUIT (BETWEEN DATA LINES)	L:H	L
Dn+1	L		L:H	

FIG. 8 H

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	SHORT-CIRCUIT (BETWEEN DATA LINES)	L:H	L
Dn+1	H		L:H	

FIG. 8 C

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	L
Dn+1	L	SHORT-CIRCUIT (H)	H	

FIG. 8 I

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	H
Dn+1	H	SHORT-CIRCUIT (H)	H	

FIG. 8 D

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	OK	H	H
Dn+1	L	SHORT-CIRCUIT (L)	L	

FIG. 8 J

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	OK	L	L
Dn+1	H	SHORT-CIRCUIT (L)	L	

FIG. 8 E

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	SHORT-CIRCUIT (H)	H	H
Dn+1	L	OK	L	

FIG. 8 K

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	SHORT-CIRCUIT (H)	H	L
Dn+1	H	OK	H	

FIG. 8 F

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	H	SHORT-CIRCUIT (L)	L	L
Dn+1	L	OK	L	

FIG. 8 L

DATA LINE	DRIVE SIGNAL	STATE	GATE INPUT	GATE OUTPUT
Dn	L	SHORT-CIRCUIT (L)	L	H
Dn+1	H	OK	H	



FIG. 9




FIG. 10




FIG. 11




FIG. 12

